

NOV 03 2006

BUR920030023US1
PATENTS

AMENDMENTS TO THE CLAIMS

Please amend claim 1 such that the claims read as follows:

1. (Currently Amended) A method for allocating memory bandwidth comprising:

assigning a fixed priority of access to memory bandwidth to one or more direct memory access (DMA) machines; and

assigning a programmable priority of access to memory bandwidth to a processing unit;

wherein the programmable priority of the processing unit allows priority allocation between the fixed priority of the one or more DMA machines and the programmable priority of the processing unit to be adjusted dynamically.

2. (ORIGINAL) The method of claim 1 wherein assigning a fixed priority to the one or more DMA machines includes assigning a fixed priority to one or more DMA channels, the one or more DMA channels corresponding to the one or more DMA machines.

3. (ORIGINAL) The method of claim 2 wherein the programmable priority of the processing unit allows priority allocation between the one or more DMA channels and the processing unit to be adjusted dynamically.

4. (ORIGINAL) The method of claim 1 wherein assigning a fixed priority to one or more DMA machines includes assigning a

BUR920030023US1
PATENTS

different fixed priority to each of the one or more DMA machines.

5. (ORIGINAL) The method of claim 4 wherein assigning a programmable priority to the processing unit includes assigning one of a plurality of programmable processing unit priorities to the processing unit, the plurality of programmable processing unit priorities being interleaved with the different fixed priorities of the one or more DMA machines.

6. (ORIGINAL) The method of claim 4 further comprising delaying access to memory bandwidth for the one or more DMA machines having a lower priority than the processing unit.

7. (ORIGINAL) The method of claim 1 wherein assigning the fixed priority to one or more DMA machines includes assigning the fixed priority to a task to be performed by the one or more DMA machines; and

wherein assigning the programmable priority to a processing unit includes assigning the programmable priority to a task to be performed by the processing unit.

8. (ORIGINAL) The method of claim 7 further comprising allocating memory bandwidth to the task of the one or more DMA machines and the task of the processing unit having the highest priority.

9. (ORIGINAL) The method of claim 8 further comprising adjusting the priority of the processing unit.

BUR920030023US1
PATENTS

10. (ORIGINAL) The method of claim 1 further comprising delaying access to memory bandwidth for the one or more DMA machines having a lower priority than the processing unit.

11. (ORIGINAL) The method of claim 1 further comprising allocating memory bandwidth to a task to be performed by one of the one or more DMA machines and the processing unit of a highest priority.

12. (ORIGINAL) The method of claim 11 further comprising adjusting the priority of the processing unit.

13. (PREVIOUSLY PRESENTED) An apparatus for allocating memory bandwidth comprising:

a processing unit adapted to execute tasks;

one or more direct memory access (DMA) machines each responsible for retrieving data and providing the retrieved data to the processing unit;

a bus, coupled to the processing unit and the one or more DMA machines, and adapted to provide communication between each of the one or more DMA machines, the processing unit and a data resource; and

a dynamic priority allocation circuit adapted to allocate priority of access to the data resource between each of the one or more DMA machines and the processing unit and further adapted to assign a fixed priority of access to memory bandwidth to the one or more DMA machines.

14. (ORIGINAL) The apparatus of claim 13 further comprising a register coupled to the dynamic priority

BUR920030023US1
PATENTS

allocation circuit, and adapted to store the priority of the processing unit.

15. (PREVIOUSLY PRESENTED) The apparatus of claim 13 wherein the dynamic priority allocation circuit is adapted to:
assign a programmable priority to the processing unit;

wherein the programmable priority of the processing unit allows priority allocation between the one or more DMA machines and the processing unit to be adjusted dynamically.

16. (ORIGINAL) The apparatus of claim 15 wherein the dynamic priority allocation circuit is further adapted to assign a fixed priority to one or more DMA channels, the one or more DMA channels corresponding to the one or more DMA machines.

17. (ORIGINAL) The apparatus of claim 15 wherein the dynamic priority allocation circuit is further adapted to assign a different fixed priority to each of the one or more DMA machines.

18. (ORIGINAL) The apparatus of claim 17 wherein the dynamic priority allocation circuit is further adapted to assign one of a plurality of programmable processing unit priorities to the processing unit, the plurality of programmable processing unit priorities being interleaved with the different fixed priorities of the one or more DMA machines.

BUR920030023US1
PATENTS

19. (ORIGINAL) The apparatus of claim 17 wherein the dynamic priority allocation circuit is further adapted to delay access to memory bandwidth for the one or more DMA machines having a priority lower than the processing unit.

20. (ORIGINAL) The apparatus of claim 15 wherein the dynamic priority allocation circuit is further adapted to assign the fixed priority to a task to be performed by the one or more DMA machines; and

assign the programmable priority to a task to be performed by the processing unit.

21. (ORIGINAL) The apparatus of claim 20 wherein the dynamic priority allocation circuit is further adapted to allocate memory bandwidth to the task of the one or more DMA machines and the task of the processing unit having the highest priority.

22. (ORIGINAL) The apparatus of claim 21 wherein the dynamic priority allocation circuit is further adapted to adjust the priority of the processing unit.

23. (ORIGINAL) The apparatus of claim 15 wherein the dynamic priority allocation circuit is further adapted to delay access to memory bandwidth for the one or more DMA machines having a priority lower than the processing unit.

24. (ORIGINAL) The apparatus of claim 15 wherein the dynamic priority allocation circuit is further adapted to allocate memory bandwidth to a task to be performed by one of

BUR920030023US1
PATENTS

the one or more DMA machines and the processing unit of the highest priority.

25. (ORIGINAL) The apparatus of claim 24 wherein the dynamic priority allocation circuit is further adapted to adjust the priority of the processing unit.